





A Novel Cavity BPM Electronics for SHINE Based on RF Direct Sampling and Processing

Longwei Lai#, Rong Meng, Yimei Zhou,

Shanshan Cao, Jian Chen, Xiaoqing Liu

lailw@sari.ac.cn

SSRF, Shanghai Advanced Research Institute, Chinese Academy of Sciences

2023.9.14





Overview

SHINE and Cavity BPM electronics

Requirements of RF Direct sampling Electronic(RFDE)

The RFDE for SHINE cavity BPM

Performance evaluation and FPGA implementation

Is it time to use the RFDE in large-scale?





SHINE Introduction

Undulators

Switchyard

SSRF

SXFEL

SC Linac

e-beam: 8 GeV Photon energy: 0.4-25 keV Pulse duration : 1-100fs Repetition : 1MHz Total length : 3.1km ca 30m underground

SHINE

Injector



Far Exp.Hall

Near Exp.Hal

Beamlines



SHINE Beam Diagnostics Using Electronics





SHINE BPMs





SHINE Cavity BPM

- The central frequency of Φ35mm is 3520.87MHz(same as RF-BAM).
- The central frequency of Φ 8mm is 5254.2MHz

Parameters	Position	Reference	Parameters	Position cavity	Reference
	cavity	cavity			cavity
Resonant frequency /	3520.87	3520.87	Resonant frequency /	5254.2	5254.2
MHz			MHz		
Cavity radius / mm	51.9	32.6	Cavity radius / mm	34.8	21.8
Cavity length / mm	9	4.5	Cavity length / mm	9	5
Decay time / ns	200	200	Deserv times / mg	200	200
Bandwidth / MHz	1.59	1.59	Decay time / hs	200	200
Loaded Q	2212	2212	Bandwidth / MHz	1.59	1.59
Qext	3245	5869	Loaded Q	3301	3301
Q0	6951	3550	Oext	5663	1268
Normalized shunt	0.175@1m	50.65			02.6
impedance	m		Normalized shunt	0.56@1mm	82.6
Sensitivity /V/nC	0.575@Jm	7.26	ımpedance		
	m		Sensitivity /V/nC	1.15@1mm	9.4





Cavity BPM System

Cavity BPM generates narrow bandwidth at high frequency signal when beam passes through



 Cavity BPM system including pickup, RF front-end, signal processor



Cavity BPM System





Architecture of Cavity BPM Electronics

a. Heterodyne with 2nd Nyquist IF Sampling



SHN



SXFEL Cavity BPM System

Heterodyne structure in SXFEL



Components	Parameters
Pickup	Central Frequency: $4681 / 4689 / 4685$ MHz Q _L / Decay time: ~ $5000 / 320$ ns Sensitivity: 0.5 V / nC \cdot mm / 5.4 V / nC
RF front-end	Dynamic range: ± 2mm @ 500pC NF @ position cavity: 12 dB NF @ reference cavity: 25 dB IF SNR = 90 dB @ 500 pC
DBPM	ADC bits: 16 Sampling rate: 119 MSPS ADC band width: 650 MHz Processing rate :50Hz





SXFEL DBPM

880nm@500pC ·±800 μm



SHINE Cavity BPM Electronics

Heterodyne structure, IF = 54MHz, fs=866.67MHzDBPM:

- 1U Stand alone structure containing SoC FPGA carrier board, high speed ADC board, White Rabbit timing board
- 4 RF input channels, maximum sampling rate 1GSPS, 14bits, 2GHz band width, ENOB=10.8@50Hz Fin



SHINE Cavity BPM System



BPM Electronic



FPGA board and ADC board

SHINE Generic Processor



The Development of Electronics

Moving signal processing from analog to digital is a long-term goal



The Ideal BPM Read-out Electronics!?



Courtesy of Hermann Schmickler, CERN, IBIC 2015

SHINE



Benefits from RF Direct Sampling

- Simplify electronics: no LO synthesizer and mixing module
- Improve system sensitivity: introduced signal loss and noise during down conversion is avoided
- Smaller system size and reduce power consumption



SXFEL Cavity BPM Electronic





Review of RFDE in Beam Signal Processing

- Applications: LLRF, TFB, BAM, Digitizer
- ADC boards sampling rate < 1GHz, band width < 2.5GHz
- XILINX RFSoC demo boards with multi number high speed ADC and DAC

	ADC Band Width	Sampling Rate	Bits	Interface
ADS5474	1.4GHz	400MHz	14	LVDS
AD9433	760MHz	$125 MHz \times 4$	12	CMOS
ADS42LB69	900MHz	250MHz	16	LVDS
ADC12D500RF	2.4GHz	500MHz	12	LVDS
ZCU111		4GHz×8	12	RFSoC
ZCU216	6GHz	2.5GHz×16	14	RFSoC

Courtesy Z.Geng, DESY, THP102, LINAC08

Courtesy T. Nakamura, JASRI/Spring-8, THPC128, EPAC08 Courtesy Zhou Zeran, NSRL, Vol.22, No.7 Jul., 2010, High Power Laser and Particle Beams Courtesy Y.Okada, KEK, WE5PFP088, PAC09 Courtesy J. Zink, DESY, TUPP002, IBIC2019; THOA02, IBIC2018 Courtesy D. B. Li, IHEP, MOPAB390, IPAC2021 Courtesy E. Cicek, KEK, WEPAB297, IPAC2021 Courtesy O.Manzhura, KIT, MOPOPT017, IPAC2022 Courtesy P.Baeta, PSI, WE2C4, IBIC2022

Courtesy J. Weber, LBNL, WEPP16, IBIC2020



ADC Performance

ADCs band width > 6GHz, sampling rate > 2GHz, resolution \ge 12bits

High speed serial data link between converters and receivers(JESD204B 12.5Gbps)

Туре	Sampling Rate	Bits	Band width	Channels	JESD LANE	Year
AD9689	2.6GHz	14 bit	9GHz	2	8	2017
AD9208	3GHz	14bit	9GHz	2	8	2017
AD9213	10.25GHz	12bit	6.5GHz	1	16	2020
AD9209	4GHz	12bit	8GHz	4	8	2021
ADC12DJ5 200SE	5.2G	12	6.3G	2	16	2023
ADC12DL3 200	3.2G	12	8G	2	48对LVDS 1.6Gbps	2018
AFE7444	3GHz	14bit	6GHz	4	8	2019
AFE7900	3GHz	14bit	7.4GHz	6	8*29.5Gbps	2022
AFE7950	3GHz	14bit	12GHz	6	8*29.5Gbps	2023





ADC Performance

SNR degrades with input frequency (fA) due only to aperture jitter (t_1)

 $SNR = 20 \times log_{10}[1/(2 \times \pi \times fA \times t_J)]$



Noise Spectral Density: A New ADC Metric?

ADC performance:

$$P = 2^{ENOB} \bullet f_s$$









SoC FPGA

- SoC FPGA with hard core ARMs and large logic resource simplify the electronic
- Supports high band width data transmission and complicate digital signal processing algorithms

Processing System					VietovE		Dramation
Application Processing Unit	Memory	Graphics Processing Unit ARM Mali™-400 MP2	High-Speed Connectivity		virtex5	ZUISEG	Promotion
ARM® Cortex™-A53 32 KB 32 KB Memory Embedded	DDR4/3/3L, LPDDR4/3 ECC Support	Geometry Pixel Processor Processor 1 2	(Up to 6Gb/s) DisplayPort	ARM	0	$4 \times \text{Cortex-A53}$	New
Hogher Unit Country Co	256 KB OCM with ECC	Memory Management Unit 64 KB L2 Cache	SATA 3.1 PCle 1.0 / 2.0	LUT	28800	341280	×11.85
Real-Time Processing Unit	Platform Management Unit	Configuration and System Security Unit Functions	General Connectivity GigE	FF	28800	682560	×23.70
ARM Point Unit Cortex™-R5 Memory Protection Unit	System Management	Config AES Decryption, Authentication, Secure Boot	CAN UART	DRAM	480Kb	11.3Mb	×23.50
TCM WECC 32 KB C-Callie WECC 1 2 GIC	Management Functional Safety	Voltage/Temp Monitor TrustZone	Quad SPI NOR NAND	BRAM	2160Kb	26.2Mb	×12.13
Programmable Logic				DSP	48	3528	×73.5
Storage & Signal Processing	General-purpose I/O	High-Speed Connectivity 166 Tenneonwars 100G EMAC	Video Codec	UBRAM	0	31.5Mb	New
UltraRAM DSP Hig	High-Performance VO h Density (Low Power) VO	33G Transceivers PCle © Gen4 Intertaken	H.265/H.264 AMS	GTH	12×6.6Gb/s	24×16.3Gb/s	×4.94

Zynq UltraScale+ MPSoC FPGA

SHINE



RFDE Design for SHINE

An SoC FPGA based RF direct sampling processor has been developed
A RFDE for SHINE cavity BPM can be built with the processor





Parameters	value		
Channels	4		
ADC bits	14		
Bandwidth	9GHz		
Max ADC rate	2.6GSPS		
FPGA	Xilinx ZCU15EG		
Clock	Ext./Int.		
PL DDR4	2GB		
Trigger	Ext./Self/Period		
Interlock	Lemo		
SFP	×4, UDP&Aurora		
User GPIO	12		
Software	Linux/EPICS		



Block design of RFDE for SHINE Cavity BPM

SHINE

RF Direct Sampling Processor



System Noise Figure

Noise figure (NF) is defined as the ratio of signal-to-noise ratio (SNR) at the input to the SNR at the output

Noise factor:
$$F = \frac{S_i / N_i}{S_o / N_o}$$
 Noise figure: NF=10*log₁₀(F)

NF is used to characterize the noise of RF amplifiers, mixers, etc., it's a measure of the noise added by the device(degradation of the SNR from input to output).





ADC Noise Figure

For passive devices NF≈Insertion Loss, such as Mixer, Filter, Attenuator,
ADC's NF calculation:

$$NF_{ADC} = P_{FULLSCAE} \left[dBm \right] - kTB - NSD_{ADC} = P_{FULLSCAE} \left[dBm \right] + 174 dBm - SNR_{ADC} - 10 \cdot \log \left(\frac{FS}{2} \right)$$

$$P_{FULLSCAE}[dBm] = 10 \cdot \log\left(1000 \cdot \frac{(Vpp)^2}{8 \cdot Z_{IN}}\right)$$

Tommy Neu, Direct RF conversion: From vision to reality, TI

	AD9265	ADC9680	ADC9689
Sampling rate(FS)	125M	1G	2.6G
Input full-scale (Vpp)	2V	1.7	1.7
Signal-to-noise ratio	79@70MHz	67.2@10MHz	58.3@3300MHz
Input impedance (Zin)	200	100	100
Calculated noise figure (dB)	21	25.4	30.1



Digital Signal Processing Gain

Cavity BPM signal is narrow bandwidth(1.6MHz), much smaller than the Nyquist bandwidth(fs/2=1.3GHz)

Digital signal processing to filter out the signal will produce processing gain



IF processing gain: 10*log10(216.6*4/(2*1.6))=24.3dB

Processing gain = $10log_{10}(fs/(2 \times BW))$

RFDE processing gain: 10*log10(216.6*12/(2*1.6))=29dB



SHINE Heterodyne System Performance Analyzing

SNR of SHINE cavity BPM signal is 72dB, the calculated NF is 9.1dB, add processing gain is 24.3dB, the SNR of the system is 72-9.1+24.3=87.2dB, the system relative error is 5×10^{-5}





RFDE Performance Analyzing – A Prototype of RF Module

- A protype of RF module was built to evaluate the RFDE performance
- Assuming SNR of cavity BPM signal is 72dB, the calculated NF of DRFE is 15.9dB, add processing gain 29dB, the SNR of the system is 72-15.9+29=85dB, the ideal system relative error is 7×10⁻⁵







RFDE Performance Evaluation

A vector signal generator outputs phase locked decay RF signal(simulate cavity BPM signal) and clock signal Amplitude relative error of single channel is 3.0×10^{-4}

Amplitude relative error between two channels is 2.0×10^{-4}



< 1.0×10⁻³

2500

2000

10.00 50

-50 -1000

-1500 -2000

-2500

0.5

1.5

DIGITAL OUTPUT CODE



TIME DOMAIN

2.5

2

3.5

4.5



RFDE Performance Evaluation

Single channel phase RMS 200fs(including jitter from signal source)

Two channels relative phase RMS 14fs, better than 25fs CBAM requirement in SHINE







Digital Signal Processing Algorithms





Goertzel-DFT FPGA Implementation





Is it time to use the RFDE in large-scale?

- Electronic technology is developing rapidly. Higher performance ICs(ADC, FPGA, PLL, DDR) are becoming more common. Budgets of electronics that were ten years ago can now build much higher performance electronics.
- RF Direct Sampling ADCs are more expensive than IF ADCs. But it is still cheaper compared to the cost savings from heterodyne RF modules.
- Yes, it's time to promote large-scale application of RFDE in beam diagnostics.







SSRF/SXFEL/DCLS SoC Processor Fs=125MHz, BW=650MHz

SHINE Generic Processor Fs=1GHz, BW=2GHz

SHINE 通用東流信号处理器



SSRF/SXFEL/DCLS Processor Fs=125MHz, BW=650MHz



Thanks for your listening!

