# LCLS-II TIMING SYSTEM AND SYNCHRONOUS BUNCH DATA ACQUISITION\*

C.B. Mattison, K. Kim, P. Krejcik, M. Weaver, M. Zelazny SLAC National Laboratory, CA USA

#### Abstract

The new timing system for the LCLS-II SC linac and FEL meets the challenging requirements for delivering multiple interleaved timing patterns to several different destinations at rates up to 1 MHz. The timing patterns also carry information on bunch charge and beam energy to prevent inadvertent selection of beam dumps beyond their rated beam power. Beamline instruments are equipped with a timing receiver that performs bunch-by-bunch synchronous data acquisition based on the timing pattern for that location. Data is buffered in on-board memory for up to  $10^6$  machine pulses (1 s at 1 MHz). The large data volume can be locally processed and analysed before transmission to clients on the network. Commissioning and experience with the new system will be presented

#### **INTRODUCTION**

The LCLS-II Timing System developed at SLAC is the first timing system able to provide programmable timing patterns with variable rates from 1 Hz to 1 MHz with interleaved bunches to multiple destinations. The LCLS-II Timing System provides the triggers for the timing receivers along the 4 km beamline that are used to trigger hardware pulsed devices (kickers, Klystrons) and diagnostic devices (BPMS, cameras, wire scanners etc) as well as providing soft triggers for the data acquisition.

The LCLS-I and LCLS-II timing systems are physically decoupled: two separate dedicated fiber networks. The Timing pattern is generated upstream in the LINAC with a Timing Pattern Generator (TPG) and is then distributed to the Timing Pattern Receivers (TPR) at the device level. In shared areas, between LCLS-I and LCLS-II, the TPRs are capable to select the timing source to trigger on.

The SLAC accelerator complex provides multiple sources and destinations options to the machine operators.

The complexity of programming the LCLS-II timing pattern is ultimately resolved in the Timing Pattern Generator Graphical User Interface (TPGGUI). The LCLS-II project is currently under commissioning and it is the scope of this paper to describe the components that made the LCLS-II Timing System successful as well as discuss the commissioning experience with this new cutting-edge system.

#### TIMING PATTERN GENERATOR

The LCLS-II Timing System is composed of the master source, phase reference distribution, timing pattern generator, and timing pattern receiver units. The LCLS-II master source generates the 1300 MHz and 185.7 MHz (1300 MHz/7) phase reference signals with small jitters, phase locked together. The transmission of the 1300 MHz phase reference to LLRF has tight requirements on the stability and jitter of the timing signal over a large distance.

The LCLS-II Requirements parameters are listed in Table 1 below:

Table 1: LCLS-II Timing System Parameters

Timing Attribute	Value
Phase Reference (Linac RF)	1300 MHz
Clock (Gun RF = Linac RF/7)	185.71 MHz
Nominal Beam Rate (Clock/200)	0.92857 MHz
Fiducial Resync Freq (Clock/2600)	0.07143 MHz
Fiducial (Power Line Phase)	360 Hz
Stability - Standard (fiber)	0.4 ns
Stability – Phase reference line (PRL)	1 fs/sec, 1 ps/day
Jitter – Standard (fiber)	30 ps
Jitter – PRL (50 Hz to 5 kHz)	$0.005^\circ$ or 10.7 fs

The Timing Pattern Generator (TPG) runs on an FPGA in an ATCA crate. The TPG publishes the timing pattern over a dedicated fiber network. A timing pattern is a collection of timing frames and contains unique information about a beam pulse (Table 2). The timing frame is time stamped by the TPG and tagged with a unique pulse ID for post-data acquisition processing, allowing cross-correlation of signals between multiple devices.

The timing pattern frame in Fig. 1 shows how the timing pattern frame is encapsulated within control characters that allow additional data streams to be serialized onto the link. This configuration allows control transmissions of differing domains that firmware outside of that domain are not required to parse. The entire 1 MHz frame is validated by 32-bit CRC calculation [1].



Figure 1: Timing pattern frame (visual).

The timing frame is manipulated by the firmware and software. The software, hosted on the EPICS control system, can send information to the firmware by programming the sequence engines, which can then update the pulse timing frame content providing useful information such as the beam destination.

<sup>\*</sup> Work supported by the U.S. Department of Energy under contract number DE-AC02-76SF00515.

#### Table 2: Timing Pattern Frame

Field	Size	Description
Pulse ID	64	Unique, monotonic., increments at base rate
Time Stamp	64	Time since 1990 epoch., incre- ments at programmed step size
Fixed Rates	10	Fixed rate markers 0-9; one bit for each
ACRates	6	Power line synchronized markers 0-5, one bit for each
Time Slot	3	360 Hz time 1-6 persistent. Com- puted from TS1 input
Beam Request	1	Beam is requested from the injector
Destination	4	Beam destinations
Charge Inj.	16	Bunch charge
Beam Energy	4×16	Beam energy at 4 locations
BSA Control	4×64	For each buffer, initialize, average, acquire, finalize
ControlSeq[0:17]	288	16b control step data for each of 18 sequences
+ others		

The main sequence engines used for generating the timing patterns in the firmware were developed at SLAC:

- Beam-Engines: used to schedule the beam patterns to request beam to a specific destination published on the timing frame.
- Allow-Engines: hosts the allowed sequences given the pattern running on the beam engine. And through the Allow-Table, which selects the appropriate allowed sequence to run, provides the handshake between Machine Protection System (MPS)/Timing.
- Experimental/Control Engines: Manipulates the tail, 288 control bits, of the timing frame to support multidestination beam, beam synchronous acquisitions, experiment requirements.

# The Fixed Rate Markers

The Fixed Rate markers are set by the firmware and are the base rate reference used to define all beam patterns.

The Fixed Rate markers are computed by dividing the 185 MHz reference clock by 1, 13, 91, 910, 9100, 91000, 910 000, LSB to MSB.

The frames are then tagged accordingly to the appropriate spacing between fixed rate markers, but all timing frames are tagged as 1 MHz frames. This results in overlap of all the markers at 1 Hz.

#### The AC Rate Compatibility Requirement

The Event Generator, used on the LCLS-I accelerator operates at a maximum frequency of 120 Hz.

The LCLS-II project had to embrace the challenge to increase the trigger rate by up to 104 times higher frequency but still provide the capability to provide AC rates synchronized to the power line. This requirement is essential for some of the pulsed-power devices like Klystrons (XTCAV and STCAV). The triggering system for these devices needs to be synchronized to the AC Power line phase zero-crossings (timeslots) up to 120 Hz in order to minimize power supply ripple and jitter to the beam.

#### TIMING FIBER DISTRIBUTION

The LCLS-II Timing System hardware is completely decoupled from LCLS-I Timing System. The timing Pattern Generator (TPG) sends Timing Frames to each Timing Pattern Receiver (TPR) over a dedicated fiber network at 1 MHz.

The timing fiber distribution starts in Sector 2 where the TPG is located and is patched through passive and active fanouts. The active fanouts, developed at SLAC, provide the required drift compensation to resolve the challenge of signal stability over this long fiber network. The timing fiber distribution extends through the 4 km accelerator complex which is subject to large variations in temperature (Fig. 2).



Figure 2: SLAC Accelerator Complex in meters.

The Active Fanouts are placed at three strategic locations along the linac to provide drift compensation. The first Active Fanout is in Sector 2 where it receives a signal directly from the TPG and distributes it to nearby passive fanouts plus the next Active Fanout in Sector 20. The Active Fanout in Sector 20 is like the one in Sector 2 where it feeds nearby passive fanouts plus the next Active Fanout in B005 (Fig. 3). The passive fanouts distribute the timing pattern to the final receivers.



Figure 4 shows the signal drift on 6 channels measured at the Sector 20 Active Fanout.



Figure 4: Signal drift on 6 channels measured at the Sector 20 Active Fanout. On the y axes the signal drift (1 ns) over time (about 12 h).

#### **BEAM SYNCHRONOUS ACQUISITION**

LCLS-II is a single-pass machine which requires that diagnostic devices be able to read out the same pulse throughout the machine on a bunch-by-bunch basis. The Superconducting Beam Synchronous Acquisition (SC BSA) provides data buffers time stamped by the SC Timing System (Timing Pattern Generator - TPG ). An acquisition can be set with data filtering to satisfy user needs for each beam destination. The data is released in data buffers containing up to 20,000 data points. Each data point can be averaged over up to 8191 beam pulses. This feature is very useful for acquisition running at a very high rate such as 1 MHz.

There are five regions, or beam destinations, of interests in the LINAC: the diagnostic line (SC DIAG0), the Beam Switch Yard Dump (SC BSYD), the Hard X-ray beam line (SC\_HXR), the Soft X-ray Line (SC\_SXR) and the LINAC area beyond the diagnostic line. For each of these regions the system provides permanent, continuous data acquisition at the following rates:

- 1 Hz, for data archive,
- 10 Hz, for accelerator control room displays,
- 100 Hz, for physics applications.

This gives a total of 15 continuously running BSA buffers. In addition, there are 29 user-configurable BSA buffers and four, 1 second deep, fault buffers for the Machine Protection System (MPS).

The LCLS-II Timing System also provides the Beam Synchronous Scaler Service (BSSS) which provides real-time pulse-by-pulse scaler data at rates up to 100 Hz for control room displays.

### **COMMISSIONING BEAM PATTERNS**

The LCLS-II timing system is very flexible and can be programmed with a wide variety of bunch patterns. However, for the initial commissioning, we required a set of preconfigured patterns that would allow us to commission each of the subsystems such as the BPMs, beam loss monitors, MPS, LLRF (Low-Level RF), and other diagnostics.

The patterns that satisfy these requirements are defined as Standard Patterns and are listed in Fig. 5.

FIXED RATE Patterns	AC RATE Patterns	Burst Spacing	Burst bunch(es)
OHz	OHz	2-20	100
Single shot	1Hz	9	2;5;10;20;50;100
1Hz	10Hz	1,2	1;2-
10Hz	1Hz 9 10Hz 1,2 30Hz		21;50;100;200;500; 1000;2000
50Hz	60Hz	10000	2
100Hz	110Hz		
1KHz	119Hz		
10KHz	120Hz		
100KHz			
496KHz			
930KHz			

Figure 5: Standard Patterns for Commissioning.

The standard timing patterns are available for the four SC final destinations: SC DIAGO, SC BSYD, SC HXR and SC\_SXR. The beamline map (Fig. 6) below shows in blue the diagnostic line, used for emittance studies; in green the path to the BSYD dump; in yellow to the Soft X-ray Line Dump, and in Green to the Hard X-ray Line Dump.



Figure 6: Beamline paths and destinations for LCLS-II.

Depending on the machine mode, the operator can request beam pulses going to different destinations and some of them are compatible with each other. The compatibility of these destinations is described by a lookup table of the machine modes.

The standard patterns can then be combined to generate Complex Patterns allowing multiple destinations request beam at the same time. The Complex Patterns are distinguished in:

- · Pulse Stealing: all pulses with beam land on the Fixed Rate Markers distributed as part of the timing pattern. In case of multiple destination requesting beam, destination priority will determine beam pulses assignment.
- Interleaved Patterns: each destination is assigned an offset from the closest fixed rate marker to the requested beam rate.
- Bunch Train: user defined interval between beam patterns

#### Interleaved Patterns

Interleaved Patterns are patterns where the beam is requested for two destinations, but its request is placed on a fixed offset in respect to a rate marker coming out of the timing pattern. The offset is unique to that destination to ensure no overlap.

12 <sup>th</sup> Int. Beam Instrum. Conf.	IBIC2023, Saskatoon, (	anada	JACoW Publishing
ISBN: 978-3-95450-236-3	ISSN: 2673–5350	doi:1	10.18429/JACoW-IBIC2023-TH1101

The subharmonic frequency that allows the two LINAC (LCLS-I and LCLS-II) to be phase-locked together is 71.5 kHz. Between two fixed rate pulses at 71.5 kHz there are 13 empty pulses. The offset of empty pulses from a Fixed Rate marker, per destination, is then selected to be one of the prime numbers <13, such as: 3 empty pulses for SC\_DIAG0, 5 for SC\_HXR and 7 for SC\_SXR. Following this logic, we are then able to schedule independent beam requests for multiple destinations.

# TPG Graphical User Interface

The Timing Pattern Generator Graphical User Interface (TPGGUI) is python-based code that allows expert operators and physicists to program new timing patterns to satisfy additional pattern requirements. The interface provides a preview of possible conflict between destinations requesting the same beam pulse. The conflicts are highlighted by a yellow triangle (Fig. 7).

e View I	History Tools			11	ooon rybm		
K Forwa	Home						
Pattern Gen	erator Fixed	Rates Refere	nce				
ttern Brow	ser						
COT							
DUMBRON							
sc_i							
	BSYD	• • • •					
		• • • •	• • • • • • •	• • • •	<b></b> .		
	_HXR _BSYD \ • A DIAG0 \ _ A	• • • •	• • • • • • • • • • • • • • • • • • •	• • • •			
SC_ SC_ A ttern Selec	ESYD	• • • • •	• • • • • • • •	• 4 • 4 •	200000	Pattern Generation	
SI SC_ SC_ (A) Ettern Select Destination	t	SC BSYD	SC HXR	SC SXR	SC DASEI	Pattern Generation	000 001 00fset
St SCSC A ttern Selec Destination Vpe	t SC_DIAG0	SC_BSYD	SC_HXR	SC_SXR	SC_DASEL Std. Fixed ~	Pattern Generation Description Rate Type	Offset
SCSC SC ttern Selec Destination Type	ESYD	SC_BSYD Std. Fixed Name	SC_HXR SC_Fixed ~ Name	SC_SXR Std. Fixed ~ Name	SC_DASEL Std. Fixed •	Pattern Generation Description Rate Type © Fixed RateAC Rate	Coffset
Si SC_ SC_ A A A A A A A A A A A A A A A A A A A	ESYD A DIAG0 A SC_DIAG0 Std. Fixed ~ Name 50 Hz ~	SC_BSYD Std. Fixed Name 100 Hz	C_HXR     Std. Fixed + Name     S00 Hz +	SC_SXR Std. Fixed * Name	200000 SC_DASEL Std. Fixed V Name 0 H2 V	Pattern Generation Description Rate Type	Offset
SC SC SC A A A A A A A A A A A A A A A A	BSYD AGO SC_DIAGO SC_DIAGO Std. Fixed * Name 50 Hz * ###	SC_BSYD Std. Fixed Name 100 Hz ###	<ul> <li>SC_HXR</li> <li>Std. Fixed *</li> <li>Name</li> <li>S00 Hz</li> <li>###</li> </ul>	SC_SXR Std. Fixed ~ Name 10 Hz ~ ###	200000 SC_DASEL Std. Fixed ~ Name 0 H2 ~ ###	Pattern Generation Description Rate Type	Cotoset
Si SC A ttern Selec Destination Type Pattern Readback	BSYD A CONTRACT OF A CONTRACT	SC_BSYD Std. Fixed Name 100 Hz ###	SC_HXR SC_HXR Std_Fixed + Name S00 Hz + ###	SC_SXR Std. Fixed ~ Name 10 Hz ~ ###	2000000 SC_DASEL Std. Fixed ~ Name 0 H2 ~ ### View Selection	300 Pattern Generation Description Rate Type @ Rate Type @ Rate Type @ Rate Type Rate (Hz) 028571 Losong Selection to proveet Losong Selection to proveet Rate (Hz) 028571	CODE CO

Figure 7: TPGGUI showing conflict on beam pulse requested by two destinations on the same bucket.

# COMMISSIONING EXPERIENCE

### SC\_DIAGO and SC\_BSYD in Pulse Stealing Mode

In this commissioning example shown in Fig. 8, a requested pattern of 100 Hz to DIAG0 and 10 Hz to BSYD



Figure 8: TPGGUI showing conflict on beam pulse requested by SC\_DIAG0 and SC\_BSYD in pulse stealing mode.

will actually result in 90 Hz to DIAG0 and 10 Hz to BSYD (Fig. 9). This example shows that in pulse stealing mode any





beam pulse overlap in beam request is "stolen" by the higher priority destination, in this case SC\_BSYD. It is noted that the beam pulses are equally spaced along the pattern.

#### SC DIAGO and SC BSYD in Interleaved Mode

In this second example shown in Fig. 10, the requested rate is the same as in the previous example but the beam pulses for SC\_DIAG0 are now requested with an offset of 3 pulses from the Fixed Rate Marker at 100 Hz. Now the scheduled pattern does produce a 100 Hz beam as requested to DIAG0 and 10 Hz beam to BSYD with the difference that the interval between beam pulses is no longer equally spaced (Fig. 11). However, during commissioning, this did not create any problems for the average RF load.



Figure 10: TPGGUI showing beam request with offset pulses between SC\_DIAG0 and SC\_BSYD.

#### SC\_HXR and SC\_SXR in Interleaved Mode

In the third example shown in Fig. 12, the requested rate is 1 Hz to SC\_HXR and 1 Hz to SC\_SXR. This succeeds because the beam requested to SC\_HXR is offset by 5 pulses from the 1 Hz rate marker (Fig. 13). In the situation where an offset is not selected for one of the two destinations, then only the higher priority destination would receive beam pulses.

All of these offsets and rules need to be communicated in the timing pattern in order to trigger devices at rates lower

00

## IBIC2023, Saskatoon, Canada JACoW Publishing ISSN: 2673-5350 doi:10.18429/JACoW-IBIC2023-TH1I01



Figure 11: Beam pulses collected in the SC\_DIAG0 and SC\_BSYD areas corresponding to the pattern shown in Fig. 10.

				TPGGUI - Py	DM (on Icls-de	sv3)	۲	
Pattern Gen	erator Fixer	d Rates Referen	ce					
attern Brows	er							
CON	FUCT							
DUMPBSY_								
SC_D								
SC	_SXR -							
SC,			•					
sc_i								
SC D								
_								
A			8 10 12	14 16 3	18 20 22	24 26 28 30 32 34	36 38 40 42 44	
attern Select		2 4 6	8 10 12	14 16 3	18 20 22	24 26 28 30 32 34 Pattern Generation	36 38 40 42 44	-
A attern Select	:	2 4 6	8 10 12	14 16 1	18 20 22	24 26 28 30 32 34 Pattern Generation Description 1 Hz off 7	36 38 40 42 44	
A attern Select Destination	sc_DIAG0	SC_BSYD	B 10 12	14 16 SC_SXR	SC_DASEL	24 26 28 30 32 34 Pattern Generation Description 1 Hz off 7 Rate Type	36 38 40 42 44	
A attern Select Destination Type	SC_DIAG0 Std. Fixed *	SC_BSYD Std. Fixed *	SC_HXR Complex *	SC_SXR Std. Fixed *	SC_DASEL Std. Fixed *	24         26         28         30         32         34           Pattern Generation	36 38 40 42 44 ✓ Offset Offset Count (1 MHz pulses) 7	-
Destination Type Pattern	SC_DIAGO Std. Fixed * Name	Z 4 6 SC_BSYD Std. Fixed * Name 0 Hz *	SC_HXR Complex * Name FR 1 Hz off 7 *	SC_SXR Std. Fixed * Name	SC_DASEL Std. Fixed V Name	24     26     28     30     32     34       Pattern Generation     Description     1 Hz off 7       Rate Type <ul> <li>Fixed Rate</li> <li>AC Rate</li> </ul> <ul> <li>AC Rate</li> </ul> <ul> <li>AC Rate</li> </ul> <ul> <li>AC Rate</li> </ul> <ul> <li>AC Rate</li> </ul>	36 38 40 42 44 ✓ Offset Offset Count (1 MHz pulses) 7	\$
A Pattern Select Destination Type Pattern Readback	SC_DIAG0 Std. Fixed = Name 0 Hz =	2 4 6 SC_BSYD Std. Fixed * Name 0 Hz * ###	SC_HXR Complex * Name FR 1 Hz off 7 *	14 16 SC_SXR Std. Fixed * Name 1 Hz *	SC_DASEL Std. Fixed = Name 0 Hz = ###	24         20         28         30         32         34           Pattern Generation         Description         1 Hz off 7         Rate Type         Rate Type         Rate Type         Rate Type         AC Rate         AC Rate         Rate (Hz)         1	36 38 40 42 44 ✓ Offset Offset Count (1 MHz pulses) 7	•
A Destination Type Pattern Readback	SC_DIAGO Std. Fixed ~ Name 0 Hz ~ ###	2 4 6 SC_BSYD Std. Fixed * Name 0 Hz * ###	SC_HXR Complex * Name FR 1 Hz off 7 * ###	14 16 3 SC_SXR Std. Fixed * Name 1 Hz * ###	8         20         22           SC_DASEL         Std. Fixed *           Name         0         Hz           0         HZ         *           ####         *****	24         26         28         20         32         34           Pattern Generation         Description         1 Hz off 7         Rate Type         Fixed Rate         AC Rate           Rate (Hz)         0         AC Rate         I         -         -           Loading selection to browser; [0         1         -         -         -	30 38 40 42 44	
Pattern Select Destination Type Pattern Readback	SC_DIAGO Std. Fixed ~ Name 0 Hz ~ ###	2 4 6 SC_BSYD Std. Fixed * Name 0 Hz * ###	B 10 12 SC_HXR Complex * Name FR 1 Hz off 7 * ###	14 16 3 SC_SXR Std. Fixed ~ Name 1 Hz ~ ###	SC_DASEL Std. Fixed * Name 0 Hz * ### View Selection	24         20         28         20         22         34           Pattern Generation         Description         1 Hz off 7         7           Rate Type <ul></ul>	30 38 40 42 44 ♥ Offset (1 MHz pulses) 7 	

Figure 12: TPGGUI showing beam request on offset pulses between SC\_HXR and SC\_SXR.

than beam rate as well. For this reason, selecting a fixed offset per destination increases the stability and reliability of the pattern generation.

#### CONCLUSION

During LCLS-II Project commissioning we were able to satisfy all operation requirements and provide patterns flexible enough to run beam to multiple destinations at the same time. The interleaved pattern concept of dedicated offset associated with a destination allows a more stable configuration for also triggering devices and data acquisition at rates lower rate than the beam rate.



Figure 13: Beam pulses collected in the SC\_HXR and SC\_SXR areas at 1 Hz corresponding to the pattern shown in Fig. 12.

# ACKNOWLEDGEMENTS

Acknowledgement to the timing team, physicists, operation and machine protection system team for all the support and the great teamwork. The LCLS-II timing system is the product of the great collaboration between those three groups. Work supported by the U.S. Department of Energy under contract number DE-AC02-76SF00515.

#### REFERENCES

[1] LCLS-II Timing System Engineering Specifications, https://docs.slac.stanford.edu/sites/ pub/Publications/LCLS-II\_Timing\_System\_ Engineering\_Specifications.pdf